|
STM32G0 MCAL 0.0.1
Tiny MCAL for educational purpose.
|
Macros | |
| #define | MCU_AHB_DIV_OFFSET 8u |
| #define | MCU_AHB_DIV_MASK 0xF00u |
| #define | MCU_AHB_DIV1 ( 7UL << MCU_AHB_DIV_OFFSET ) |
| #define | MCU_AHB_DIV2 ( 8UL << MCU_AHB_DIV_OFFSET ) |
| #define | MCU_AHB_DIV4 ( 9UL << MCU_AHB_DIV_OFFSET ) |
| #define | MCU_AHB_DIV8 ( 10UL << MCU_AHB_DIV_OFFSET ) |
| #define | MCU_AHB_DIV16 ( 11UL << MCU_AHB_DIV_OFFSET ) |
| #define | MCU_AHB_DIV64 ( 12UL << MCU_AHB_DIV_OFFSET ) |
| #define | MCU_AHB_DIV128 ( 13UL << MCU_AHB_DIV_OFFSET ) |
| #define | MCU_AHB_DIV256 ( 14UL << MCU_AHB_DIV_OFFSET ) |
| #define | MCU_AHB_DIV512 ( 15UL << MCU_AHB_DIV_OFFSET ) |
| #define MCU_AHB_DIV1 ( 7UL << MCU_AHB_DIV_OFFSET ) |
AHB Clock not divided
| #define MCU_AHB_DIV128 ( 13UL << MCU_AHB_DIV_OFFSET ) |
AHB Clock divided by 128
| #define MCU_AHB_DIV16 ( 11UL << MCU_AHB_DIV_OFFSET ) |
AHB Clock divided by 16
| #define MCU_AHB_DIV2 ( 8UL << MCU_AHB_DIV_OFFSET ) |
AHB Clock divided by 2
| #define MCU_AHB_DIV256 ( 14UL << MCU_AHB_DIV_OFFSET ) |
AHB Clock divided by 256
| #define MCU_AHB_DIV4 ( 9UL << MCU_AHB_DIV_OFFSET ) |
AHB Clock divided by 4
| #define MCU_AHB_DIV512 ( 15UL << MCU_AHB_DIV_OFFSET ) |
AHB Clock divided by 256
| #define MCU_AHB_DIV64 ( 12UL << MCU_AHB_DIV_OFFSET ) |
AHB Clock divided by 64
| #define MCU_AHB_DIV8 ( 10UL << MCU_AHB_DIV_OFFSET ) |
AHB Clock divided by 8
| #define MCU_AHB_DIV_MASK 0xF00u |
Mask for AHB div
| #define MCU_AHB_DIV_OFFSET 8u |
Bit where starts AHB div